HDL chip design practical guide for designing, synthesizing & simulating ASICs & FPGAs using VHDL or verilog D. J. Smith

By: Smith, D. JMaterial type: Text

TextPublication details: USA Doone 1996 Description: xvi 448ISBN: 0965193438DDC classification: 18

Tags from this library: No tags from this library for this title. Log in to add tags.

Average rating: 0.0 (0 votes)

Holdings
Item type	Current library	Collection	Call number	Materials specified	Status	Date due	Barcode
Books	TIFR CAM Library	CML	18 SMIT (Browse shelf(Opens below))		Available		M8258

Previous								Next
Previous	18 SIGM Matlab primer	18 SILB Database system concepts	18 SIPS Introduction to the theory of computation	18 SMIT HDL chip design practical guide for designing, synthesizing & simulating ASICs & FPGAs using VHDL or verilog	18 SOLO Mobile IP internet unplugged	18 STAL Debugging with GDB GNU manual	18 STEE Routing in communications networks	Next

There are no comments on this title.

to post a comment.